| LDR | | 05864cam 22006733i 4500 |
| 001 | | 000000392391 |
| 005 | | 20180411161723 |
| 006 | | m o d |
| 007 | | cr cnu|||unuuu |
| 008 | | 170626s2017 xx o 000 0 eng d |
| 020 | |
▼a 9781443896252
▼q (electronic bk.) |
| 020 | |
▼a 144389625X
▼q (electronic bk.) |
| 020 | |
▼z 9781443885119 |
| 035 | |
▼a (OCoLC)991595943 |
| 040 | |
▼a N$T
▼b eng
▼e rda
▼e pn
▼c N$T
▼d YDX
▼d IDEBK
▼d EBLCP
▼d CNCGM
▼d N$T
▼d OCLCO
▼d OCLCF
▼d OCLCQ
▼d MCW
▼d NRC
▼d 247004 |
| 050 | 4 |
▼a QA76.9.A73
▼b K35 2017eb |
| 072 | 7 |
▼a COM
▼x 013000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 014000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 018000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 067000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 032000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 037000
▼2 bisacsh |
| 072 | 7 |
▼a COM
▼x 052000
▼2 bisacsh |
| 082 | 04 |
▼a 004.2/509
▼2 23 |
| 100 | 1 |
▼a Kaisler, Stephen H. |
| 245 | 10 |
▼a Birthing the Computer: From Drums to Cores. |
| 264 | 1 |
▼a [Place of publication not identified] :
▼b Cambridge Scholars Publishing :
▼b Cambridge Scholars Publishing,
▼c 2017. |
| 300 | |
▼a 1 online resource. |
| 336 | |
▼a text
▼b txt
▼2 rdacontent |
| 337 | |
▼a computer
▼b c
▼2 rdamedia |
| 338 | |
▼a online resource
▼b cr
▼2 rdacarrier |
| 505 | 0 |
▼a Table of Contents; List of Figures; List of Tables; Acknowledgement; Introduction; Part I: Magnetic Drum Machines; Chapter One; 1.1 650 System Architecture; 1.1.1 Magnetic Drum Memory; 1.1.2 Arithmetic Unit; 1.1.3 IBM 650 Self-Checking; 1.1.4 IBM 650 Console; 1.1.5 Magnetic Tape Units; 1.1.6 IBM 652 Control Unit; 1.1.7 IBM 653 High-Speed Core Storage Unit; 1.1.8 IBM 407 Accounting Machine; 1.2 IBM 650 Instruction Set; 1.2.1 I/O Instructions; 1.2.2 Arithmetic Instructions; 1.2.3 Shifting Instructions; 1.2.4 Branching Instructions; 1.2.5 Table Lookup Instruction |
| 505 | 8 |
▼a 1.2.6 Miscellaneous Instructions1.2.7 Index Accumulator Instructions; 1.2.8 Index Accumulator Operations Instructions; 1.2.9 Floating Point Instructions; 1.2.10 IAS Instruction; 1.3 IBM 650 Programming; 1.4 Symbolic Assembly; 1.5 IBM 650 RAMAC; 1.6 IBM 650 Assessment; Chapter Two; 2.1 LGP-30 System Architecture; 2.2 LGP-30 Instruction Set; 2.3 The Story of Mel; 2.4 LGP-30 Assessment; 2.5 The LGP-21; 2.5.1 LGP-21 System; 2.5.2 LGP-21 Memory; 2.5.3 LGP-21 Control Registers; 2.6 LGP-21 Instruction Set; 2.7 Timing and Optimization; 2.8 LGP-21 Assessment; Chapter Three; 3.1 Bendix G-15 |
| 505 | 8 |
▼a 3.2 G-15 System Configuration3.2.1 Short Lines; 3.2.2 Registers; 3.2.3 Command Lines; 3.2.4 I/O System; 3.3 G-15 Instruction Set; 3.3.1 Special Values for S/D Fields; 3.3.2 Special Instructions; 3.4 Peripheral Devices; 3.4.1 Magnetic Tape MTA-2; 3.4.2 Digital Differential Analyzer DA-1; 3.4.3 Graph Plotter PA-3; 3.4.4 Punched Card Coupler CA-1/CA-2; 3.4.5 Universal Code Accessory AN-1; 3.5 Programming Languages; 3.5.1 ALGO; 3.5.2 Intercom 1000; 3.5.3 Sample G-15 Program; 3.6 Tracking Station Application; 3.7 G-15 Assessment; Further Reading; Exercises for the Reader |
| 505 | 8 |
▼a Part II: Core Memory MachinesChapter Four; 4.1 BIZMAC System Architecture; 4.2 BIZMAC I/O System; 4.3 Data Representation; 4.4 BIZMAC Instruction Set; 4.5 BIZMAC Assessment; Chapter Five; 5.1 Atlas System Architecture; 5.1.1 Central Processor; 5.1.2 Program Control; 5.1.3 Storage Hierarchy; 5.1.4 Virtual Storage; 5.2 Peripherals; 5.3 Atlas Instruction Set; 5.3.1 Floating Point Arithmetic Instructions; 5.3.2 Indexing Operations; 5.3.3 Atlas Branching Instructions; 5.3.4 Atlas Shifting Instructions; 5.3.5 Atlas Odd/Even test Instructions; 5.3.6 Atlas B-test Register Instructions |
| 505 | 8 |
▼a 5.3.7 Atlas Instruction Example5.4 Atlas Programming; 5.5 The Atlas Supervisor; 5.5.1 Structure of the Atlas Supervisor; 5.5.2 Job Structure; 5.5.3 Programs; 5.5.4 Process Control; 5.5.5 Interrupt Handling; 5.5.6 Atlas Supervisor Assessment; 5.6 Atlas 2; 5.6.1 Atlas 2 Central Processor; 5.6.2 Atlas 2 Memory; 5.6.3 Magnetic Tape; 5.6.4 Magnetic Disc Files; 5.7 The Atlas 2 Supervisor; 5.7.1 Interrupt Routines; 5.7.2 Supervisor Extracode Routines; 5.7.3 Extended Interrupt Routines; 5.7.4 Object Programs; 5.7.5 Error Conditions; 5.8 Atlas Assessment; Chapter Six; 6.1 JOHNNIAC System Architecture |
| 520 | |
▼a Birthing the Computer: From Drums to Cores examines the evolution of computer systems architecture based on two evolutionary developments: memory technology - magnetic drums to magnetic cores - and CPU technology - transistors. This evolution, exemplified by a number of academic and commercial computing machines, yielded significant performance improvements and more storage leading to more effective utilization. These features would drive the development of programming languages and system software that would enhance the usability of the machines to solve more complex problems in both business. |
| 588 | 0 |
▼a Vendor-supplied metadata. |
| 590 | |
▼a eBooks on EBSCOhost
▼b All EBSCO eBooks |
| 650 | 0 |
▼a Computer architecture
▼x History. |
| 650 | 7 |
▼a COMPUTERS / Computer Literacy
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Computer Science
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Data Processing
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Hardware / General
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Information Technology
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Machine Theory
▼2 bisacsh |
| 650 | 7 |
▼a COMPUTERS / Reference
▼2 bisacsh |
| 650 | 7 |
▼a Computer architecture.
▼2 fast
▼0 (OCoLC)fst00872026 |
| 655 | 4 |
▼a Electronic books. |
| 655 | 0 |
▼a Electronic books. |
| 655 | 7 |
▼a History.
▼2 fast
▼0 (OCoLC)fst01411628 |
| 856 | 40 |
▼u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1540011 |
| 938 | |
▼a EBL - Ebook Library
▼b EBLB
▼n EBL4884279 |
| 938 | |
▼a ProQuest MyiLibrary Digital eBook Collection
▼b IDEB
▼n cis38405440 |
| 938 | |
▼a YBP Library Services
▼b YANK
▼n 14656781 |
| 938 | |
▼a EBSCOhost
▼b EBSC
▼n 1540011 |
| 990 | |
▼a ***1012033 |
| 994 | |
▼a 92
▼b KRDHU |